forked from openwrt/openwrt
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Working fine at 1 V. Signed-off-by: Rui Salvaterra <[email protected]>
- Loading branch information
1 parent
e6dc2a4
commit ba3fad8
Showing
2 changed files
with
50 additions
and
0 deletions.
There are no files selected for viewing
25 changes: 25 additions & 0 deletions
25
target/linux/mediatek/patches-6.1/723-reinstate-the-300mhz-opp.patch
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,25 @@ | ||
| --- a/arch/arm64/boot/dts/mediatek/mt7622.dtsi | ||
| +++ b/arch/arm64/boot/dts/mediatek/mt7622.dtsi | ||
| @@ -23,17 +23,11 @@ | ||
| cpu_opp_table: opp-table { | ||
| compatible = "operating-points-v2"; | ||
| opp-shared; | ||
| - /* Due to the bug described at the link below, remove the 300 MHz clock to avoid a low | ||
| - * voltage condition that can cause a hang when rebooting the RT3200/E8450. | ||
| - * | ||
| - * https://forum.openwrt.org/t/belkin-rt3200-linksys-e8450-wifi-ax-discussion/94302/1490 | ||
| - * | ||
| - * opp-300000000 { | ||
| - * opp-hz = /bits/ 64 <300000000>; | ||
| - * opp-microvolt = <950000>; | ||
| - * }; | ||
| - * | ||
| - */ | ||
| + opp-300000000 { | ||
| + opp-hz = /bits/ 64 <300000000>; | ||
| + opp-microvolt = <1000000>; | ||
| + }; | ||
| + | ||
| opp-437500000 { | ||
| opp-hz = /bits/ 64 <437500000>; | ||
| opp-microvolt = <1000000>; |
25 changes: 25 additions & 0 deletions
25
target/linux/mediatek/patches-6.6/723-reinstate-the-300mhz-opp.patch
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,25 @@ | ||
| --- a/arch/arm64/boot/dts/mediatek/mt7622.dtsi | ||
| +++ b/arch/arm64/boot/dts/mediatek/mt7622.dtsi | ||
| @@ -23,17 +23,11 @@ | ||
| cpu_opp_table: opp-table { | ||
| compatible = "operating-points-v2"; | ||
| opp-shared; | ||
| - /* Due to the bug described at the link below, remove the 300 MHz clock to avoid a low | ||
| - * voltage condition that can cause a hang when rebooting the RT3200/E8450. | ||
| - * | ||
| - * https://forum.openwrt.org/t/belkin-rt3200-linksys-e8450-wifi-ax-discussion/94302/1490 | ||
| - * | ||
| - * opp-300000000 { | ||
| - * opp-hz = /bits/ 64 <300000000>; | ||
| - * opp-microvolt = <950000>; | ||
| - * }; | ||
| - * | ||
| - */ | ||
| + opp-300000000 { | ||
| + opp-hz = /bits/ 64 <300000000>; | ||
| + opp-microvolt = <1000000>; | ||
| + }; | ||
| + | ||
| opp-437500000 { | ||
| opp-hz = /bits/ 64 <437500000>; | ||
| opp-microvolt = <1000000>; |