Skip to content

Commit

Permalink
Merge pull request #22 from nchong-at-aws/ncchong/v9.4.0
Browse files Browse the repository at this point in the history
Bump version to 9.4.0 with CHANGELOG
  • Loading branch information
nchong-at-aws authored Sep 21, 2023
2 parents 9e6397a + 19ea95e commit af65e2c
Show file tree
Hide file tree
Showing 2 changed files with 43 additions and 1 deletion.
42 changes: 42 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,42 @@
# Change Log

All notable changes to this project will be documented in this file.

The format is based on [Keep a Changelog](http://keepachangelog.com/)
and this project adheres to [Semantic Versioning](http://semver.org/).

## [Unreleased]

### Breaking changes
### Added
### Fixed
### Changed
### Removed

## [v9.4.0] - 2023-09-19

Minor version bump due to re-export of tock-registers dependency (#20)

### Added

- Add register `FAR_EL3` (#11)
- Add register `ESR_EL3` (#10)
- Add register `SCTLR_EL3` (#9)
- Add field `TSC` to register `HCR_EL2` (#17)
- Add register `CNTKCTL_EL1` (#12)
- Add registers `APDAKEYHI_EL1`, `APDAKEYLO_EL1`, `APDBKEYHI_EL1`, `APDBKEYLO_EL1`, `APGAKEYHI_EL1`, `APGAKEYLO_EL1`, `APIAKEYHI_EL1`, `APIAKEYLO_EL1`, `APIBKEYHI_EL1`, `APIBKEYLO_EL1` (#14)
- Add registers `RVBAR_EL1`, `RVBAR_EL2`, `RVBAR_EL3` (#8)
- Add registers `MPIDR_EL1` (#6)
- Add registers `TPIDR_EL2` (#7)

### Fixed

- Fix bitwidth of field `BADDR` of register `VTTBR_EL2` (#18)

### Changed

- Re-export of tock-registers dependency (#20)
- Enable write to registers `ESR_EL1` and `ESR_EL2` (#15)

[Unreleased]: https://github.com/rust-embedded/aarch64-cpu/compare/v9.4.0...HEAD
[v9.4.0]: https://github.com/rust-embedded/aarch64-cpu/compare/v9.3.1...v9.4.0
2 changes: 1 addition & 1 deletion Cargo.toml
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
[package]
name = "aarch64-cpu"
version = "9.3.1"
version = "9.4.0"
authors = ["Andre Richter <[email protected]>"]
description = "Low level access to processors using the AArch64 execution state"
homepage = "https://github.com/rust-embedded/aarch64-cpu"
Expand Down

0 comments on commit af65e2c

Please sign in to comment.