Voting machine implemented in verilog
-
Updated
Apr 8, 2023 - Verilog
Voting machine implemented in verilog
SVM (Simple Voting Machine) é uma Urna simples de minha autoria escrita e desenvolvida com tecnologias Web (HTML 5, CSS 3, JavaScript);
Verilog Mini Projects
🗳 A voting system client application simulating a brazilian voting machine - See: https://github.com/thaislins/voting-system-api
Digital Reconfigurable EVM using Azure Blockchain Workbench
Arduino based electronic voting machine
Add a description, image, and links to the voting-machine topic page so that developers can more easily learn about it.
To associate your repository with the voting-machine topic, visit your repo's landing page and select "manage topics."