Merged modules

usethesource · Oct 17, 2024 · 1e86e42 · 1e86e42
1 parent fcf7f9c
commit 1e86e42
Show file tree

Hide file tree

Showing 2 changed files with 3 additions and 9 deletions.
diff --git a/src/org/rascalmpl/core/library/lang/rascalcore/check/tests/PatternTCTests.rsc b/src/org/rascalmpl/core/library/lang/rascalcore/check/tests/PatternTCTests.rsc
@@ -304,8 +304,6 @@ test bool ADT2() = checkModuleOK("
       void main() { if(d1(x) := d1(10) && d1(y) := d1(11)) x + y; }
    ");
 
-////////////////////////////
-
 test bool U1() = checkOK("[_] := [1];");
 test bool U2() = checkOK("[_*] := [1];");
 test bool U3() = checkOK("[*_] := [1];");
@@ -430,4 +428,6 @@ test bool Issue478() = checkModuleOK("
  		public value my_main() = f1(1, M=10)  := f1(1);
    ");
 
-test bool Issue886() = unexpectedType("[\<[\<19,0,*_\>],false,_\>] := [\<[\<19,0,1\>], true, 1\>];");
+test bool Issue886() = unexpectedType("[\<[\<19,0,*_\>],false,_\>] := [\<[\<19,0,1\>], true, 1\>];");
+
+test bool RedeclaredVarInRegExp() = redeclaredVariable("(/\<x:[a-z]+\>-\<x:[a-z]+\>/ !:= \"abc-abc\") && (x == \"abc\");");
diff --git a/src/org/rascalmpl/core/library/lang/rascalcore/check/tests/RegExpTCTests.rsc b/src/org/rascalmpl/core/library/lang/rascalcore/check/tests/RegExpTCTests.rsc