wannabeOG / CSN-221-Project Public

Notifications You must be signed in to change notification settings
Fork 1
Star 6

Implementation of a 24 bit RISC processor

6 stars 1 fork Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 60 Commits
CSN pdf.pdf		CSN pdf.pdf
LICENSE		LICENSE
README.md		README.md
alu.v		alu.v
control_unit.v		control_unit.v
data_memory.v		data_memory.v
instruction_memory.v		instruction_memory.v
program.mips		program.mips
program_counter.v		program_counter.v
register_file.v		register_file.v
testbench.v		testbench.v

Repository files navigation

CSN-221-Project

Implementation of a 24 bit RISC processor

It includes the following components:

ALU
Control Unit
Data Memory
Instruction Memory
Program Counter
Register File

About

Implementation of a 24 bit RISC processor

verilog pipeline-processor risc-processor

Report repository

Releases

No releases published

Packages

No packages published

Contributors 5

Languages

Verilog 100.0%