-
Notifications
You must be signed in to change notification settings - Fork 840
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
RISC-V 64: Add assembly code for SHA-256 #7758
Conversation
dde372f
to
aa91516
Compare
@SparkiDev I will run this on actual hardware and compare performance for SHA2-256. |
HiFive Unleashed at 1.4GHz: SHA-256: 18.326 MiB/s -> 20.399 MiB/s PR 7758 (with RISCV-ASM):
Master (with RISCV-ASM):
|
aa91516
to
bbd74f7
Compare
Please generate benchmarks with assembly code again. Thanks, |
Using bbd74f7: Only slightly faster:
|
bbd74f7
to
9805603
Compare
Let me know if there is any improvement in performance with the new assembly code. |
Appears to be 4.6% faster.
|
Retest this please |
9805603
to
ebf413f
Compare
Move common defines out of AES file to header file.
ebf413f
to
f1e01e4
Compare
Last time. |
Run again at commit f1e01e4 (no difference). Is it possible this HiFive Unleashed doesn't support the assembly instructions you are trying to use? I have another RISC-V board Microchip PolarFire® SoC Discovery Kit (https://www.microchip.com/en-us/development-tool/MPFS-DISCO-KIT?_ga=2.239966534.437271057.1722361866-327000224.1722361866), but its not setup with Linux yet. Would you like me to attempt to run on that one?
|
That's enough. Merge once you are happy with the code. Thanks, |
Description
Move common defines out of AES file to header file.
Testing
Regression tested RISC-V 64 ASM.
Checklist