Skip to content
View zznjupt's full-sized avatar
🎯
Focusing
🎯
Focusing
  • Southeast University

Block or report zznjupt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
zznjupt/README.md

My github stats

Top Langs

  • systemverilog verilog Chisel c python Tcl

  • iverilog vivado

Popular repositories Loading

  1. Spectre-RISCV Spectre-RISCV Public

    Spectre attacks(Spectre-{PHT, BTB RSB} and Spectre v4) on RISC-V ISA.

    C 2

  2. ECC ECC Public

    ECC Verilog(192-bit P-field)

    Verilog 1

  3. RVBOOK RVBOOK Public

     knowledge-share

    HTML

  4. chipyard chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    C

  5. openc910 openc910 Public

    Forked from XUANTIE-RV/openc910

    OpenXuantie - OpenC910 Core

    Verilog

  6. Spectre-Attack Spectre-Attack Public

    Spectre attacks and defenses