Skip to content
View AbdulAhad36's full-sized avatar

Block or report AbdulAhad36

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISC-V-32 RISC-V-32 Public

    RTL design of pipelined RISC-V 32 and verified using verilog custom testbench

    Verilog 1

  2. UART UART Public

    Verilog

  3. SPI SPI Public

    Verilog

  4. UVM_test_bench UVM_test_bench Public

    SystemVerilog

  5. Round_robin_arbiter Round_robin_arbiter Public

    Verilog

  6. Bi-directional_visitor_counter_with_firebase_integeration Bi-directional_visitor_counter_with_firebase_integeration Public

    Bi-directional visitor counter for measuring the count of entered personels and operating the light system based on that count also saves the data on Google Firebase. Its and automation project tha…

    C++