Skip to content
View Akor-Michael's full-sized avatar

Block or report Akor-Michael

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISC-Processor-16-Bit RISC-Processor-16-Bit Public

    16-bit RISC processor implemented in Verilog, featuring a basic instruction set, control unit, and datapath. Ideal for educational purposes and extending with custom instructions. Includes testbenc…

    Verilog 1

  2. Proof-of-Concept-for-Recommendation-Engine Proof-of-Concept-for-Recommendation-Engine Public

    Jupyter Notebook

  3. Implementation-of-Transformer-Architecture Implementation-of-Transformer-Architecture Public

    Jupyter Notebook

  4. Implementation-of-BERT-Architecture Implementation-of-BERT-Architecture Public

    Jupyter Notebook

  5. GPT-Implementation GPT-Implementation Public

    Jupyter Notebook

  6. MIPS-Processor-32-Bit MIPS-Processor-32-Bit Public

    This repository contains a Verilog implementation of a 32-bit 5-stage pipelined MIPS processor. The processor is designed to demonstrate fundamental concepts in pipelined architecture and instructi…

    Verilog