write_verilog: emit casez
as if/elif/else
whenever possible
#88
Job | Run time |
---|---|
15m 15s | |
15m 15s |
casez
as if/elif/else
whenever possible
#88
Job | Run time |
---|---|
15m 15s | |
15m 15s |