write_verilog: emit casez
as if/elif/else
whenever possible
#2617
Triggered via pull request
December 21, 2023 02:03
Status
Success
Total duration
23m 58s
Artifacts
–