write_verilog: emit casez as if/elif/else whenever possible.

write_verilog: emit casez as if/elif/else whenever possible. #153