Skip to content

Commit

Permalink
docs: reflowing selections doc
Browse files Browse the repository at this point in the history
Combined presentation sections with appnote sections.
Moved a bunch of Yosys one-liners in-line.
Better reference in interactive investigation to memdemo as a part of advanced logic cone selection (esp. because the show commands use some of the advanced features)
  • Loading branch information
KrystalDelusion committed Oct 10, 2023
1 parent c61ab7d commit 8335044
Show file tree
Hide file tree
Showing 2 changed files with 177 additions and 256 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -434,16 +434,7 @@ of the module and wants to carefully read all the debug output created by the
commands in order to spot a problem. This kind of troubleshooting is much easier
if the circuit under investigation is encapsulated in a separate module.

.. literalinclude:: /APPNOTE_011_Design_Investigation/memdemo.v
:caption: ``memdemo.v``, a demo circuit for demonstrating some advanced Yosys features
:language: verilog
:name: memdemo_v

Let's consider :numref:`memdemo_v`. It serves no purpose other than being a
non-trivial circuit for demonstrating some of the advanced Yosys features. We
synthesize the circuit using ``proc; opt; memory; opt`` and change to the
``memdemo`` module with ``cd memdemo``. If we type :cmd:ref:`show` now we see
the following diagram:
Recall the ``memdemo`` design from :ref:`advanced_logic_cones`:

.. figure:: /_images/011/memdemo_00.*
:class: width-helper
Expand Down Expand Up @@ -693,10 +684,10 @@ Solving sequential SAT problems

The SAT solver functionality in Yosys can not only be used to solve
combinatorial problems, but can also solve sequential problems. Let's consider
the entire memdemo module from ``memdemo.v`` (:numref:`memdemo_v` above) and
suppose we want to know which sequence of input values for ``d`` will cause the
output y to produce the sequence 1, 2, 3 from any initial state. Let's use the
following command:
the ``memdemo`` design from :ref:`advanced_logic_cones` again, and suppose we
want to know which sequence of input values for ``d`` will cause the output y to
produce the sequence 1, 2, 3 from any initial state. Let's use the following
command:

.. code-block:: yoscrypt
Expand Down
Loading

0 comments on commit 8335044

Please sign in to comment.