Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Optimization of nowrshmsk #3875

Merged
merged 4 commits into from
Jan 10, 2024
Merged
Show file tree
Hide file tree
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
Include x bits in test of lhs dynamic part-select
  • Loading branch information
daglem committed Jan 10, 2024
commit dbec704b49aebd8f1ac5ff9ed36b357cd9b99973
2 changes: 1 addition & 1 deletion tests/verilog/dynamic_range_lhs.sh
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,7 @@ run() {
-p "read_verilog dynamic_range_lhs.v" \
-p "proc" \
-p "equiv_make gold gate equiv" \
-p "equiv_simple" \
-p "equiv_simple -undef" \
-p "equiv_status -assert"
}

Expand Down
8 changes: 4 additions & 4 deletions tests/verilog/dynamic_range_lhs.v
Original file line number Diff line number Diff line change
Expand Up @@ -5,8 +5,8 @@ module gate(
input wire [1:0] sel1, sel2
);
always @* begin
out_u = 0;
out_s = 0;
out_u = 'x;
out_s = 'x;
case (`SPAN)
1: begin
out_u[sel1*sel2] = data;
Expand Down Expand Up @@ -43,8 +43,8 @@ task set;
out_s[b] = data;
endtask
always @* begin
out_u = 0;
out_s = 0;
out_u = 'x;
out_s = 'x;
case (sel1*sel2)
2'b00: set(0, 0);
2'b01: set(1, 1);
Expand Down