Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

write_verilog: Use assign for $buf #4803

Merged
merged 1 commit into from
Dec 10, 2024
Merged

Conversation

povik
Copy link
Member

@povik povik commented Dec 5, 2024

What are the reasons/motivation for this change?

In the expr mode use assign Y = A; to export a $buf cell instead of falling back to an explicit instantiation of an internal cell type (which is a bug in the expr mode)

@povik povik merged commit 86fad8f into YosysHQ:main Dec 10, 2024
26 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant