Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

dfflibmap: cover enable inference with test #4807

Merged
merged 1 commit into from
Dec 10, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 9 additions & 0 deletions tests/techmap/dfflibmap-sim.v
Original file line number Diff line number Diff line change
Expand Up @@ -20,3 +20,12 @@ always @(posedge CLK, posedge CLEAR, posedge PRESET)
assign QN = ~Q;

endmodule

module dffe(input CLK, EN, D, output reg Q, output QN);

always @(negedge CLK)
if (EN) Q <= D;

assign QN = ~Q;

endmodule
32 changes: 28 additions & 4 deletions tests/techmap/dfflibmap.lib
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,7 @@ library(test) {
ff("IQ", "IQN") {
next_state : "D";
clocked_on : "!CLK";
}
}
pin(D) {
direction : input;
}
Expand All @@ -19,7 +19,7 @@ library(test) {
pin(QN) {
direction: output;
function : "IQN";
}
}
}
cell (dffsr) {
area : 6;
Expand All @@ -30,7 +30,7 @@ library(test) {
preset : "PRESET";
clear_preset_var1 : L;
clear_preset_var2 : L;
}
}
pin(D) {
direction : input;
}
Expand All @@ -50,6 +50,30 @@ library(test) {
pin(QN) {
direction: output;
function : "IQN";
}
}
}
cell (dffe) {
area : 6;
ff("IQ", "IQN") {
next_state : "(D&EN) | (IQ&!EN)";
clocked_on : "!CLK";
}
pin(D) {
direction : input;
}
pin(EN) {
direction : input;
}
pin(CLK) {
direction : input;
}
pin(Q) {
direction: output;
function : "IQ";
}
pin(QN) {
direction: output;
function : "IQN";
}
}
}
23 changes: 14 additions & 9 deletions tests/techmap/dfflibmap.ys
Original file line number Diff line number Diff line change
@@ -1,14 +1,15 @@
read_verilog -icells <<EOT

module top(input C, D, S, R, output [9:0] Q);
module top(input C, D, E, S, R, output [11:0] Q);

$_DFF_P_ ff0 (.C(C), .D(D), .Q(Q[0]));
$_DFF_PP0_ ff1 (.C(C), .D(D), .R(R), .Q(Q[1]));
$_DFF_PP1_ ff2 (.C(C), .D(D), .R(R), .Q(Q[2]));
$_DFFSR_PPP_ ff3 (.C(C), .D(D), .R(R), .S(S), .Q(Q[3]));
$_DFFSR_NNN_ ff4 (.C(C), .D(D), .R(R), .S(S), .Q(Q[4]));
$_DFFE_PP_ ff5 (.C(C), .D(D), .E(E), .Q(Q[5]));

assign Q[9:5] = ~Q[4:0];
assign Q[11:6] = ~Q[5:0];

endmodule

Expand All @@ -29,23 +30,25 @@ design -load orig
dfflibmap -liberty dfflibmap.lib
clean

select -assert-count 4 t:$_NOT_
select -assert-count 5 t:$_NOT_
select -assert-count 1 t:dffn
select -assert-count 4 t:dffsr
select -assert-none t:dffn t:dffsr t:$_NOT_ %% %n t:* %i
select -assert-count 1 t:dffe
select -assert-none t:dffn t:dffsr t:dffe t:$_NOT_ %% %n t:* %i

design -load orig
dfflibmap -prepare -liberty dfflibmap.lib

select -assert-count 9 t:$_NOT_
select -assert-count 11 t:$_NOT_
select -assert-count 1 t:$_DFF_N_
select -assert-count 4 t:$_DFFSR_PPP_
select -assert-none t:$_DFF_N_ t:$_DFFSR_PPP_ t:$_NOT_ %% %n t:* %i
select -assert-count 1 t:$_DFFE_NP_
select -assert-none t:$_DFF_N_ t:$_DFFSR_PPP_ t:$_DFFE_NP_ t:$_NOT_ %% %n t:* %i

design -load orig
dfflibmap -map-only -liberty dfflibmap.lib

select -assert-count 5 t:$_NOT_
select -assert-count 6 t:$_NOT_
select -assert-count 0 t:dffn
select -assert-count 1 t:dffsr

Expand All @@ -54,14 +57,16 @@ dfflibmap -prepare -liberty dfflibmap.lib
dfflibmap -map-only -liberty dfflibmap.lib
clean

select -assert-count 4 t:$_NOT_
select -assert-count 5 t:$_NOT_
select -assert-count 1 t:dffn
select -assert-count 4 t:dffsr
select -assert-none t:dffn t:dffsr t:$_NOT_ %% %n t:* %i
select -assert-count 1 t:dffe
select -assert-none t:dffn t:dffsr t:dffe t:$_NOT_ %% %n t:* %i

design -load orig
dfflibmap -liberty dfflibmap.lib -dont_use *ffn
clean

select -assert-count 0 t:dffn
select -assert-count 5 t:dffsr
select -assert-count 1 t:dffe
Loading