New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

split ports for port property json file and add sec option for formal… #290

Merged

alaindargelas merged 1 commit into os-fpga:main from BessonThierry:main

Mar 26, 2024

Collaborator

BessonThierry commented Mar 26, 2024

This PR addresses two different unrelated improvements :

improves port property json file generation by splitting ports and associate correct properties to each of them. It adds also "top" module name info.
introduce the first "sec" sequential formal verification mechanism which is triggered with the -sec option in "synth_rs". The new code does not interfer with the official flow so it is safe.


          split ports for port property json file and add sec option for formal…

be1942e

… verification

BessonThierry requested a review from alaindargelas

March 26, 2024 15:45

BessonThierry self-assigned this

alaindargelas merged commit dca23bc into os-fpga:main

1 of 2 checks passed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet