Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add error message for illegal port connection to fix EDA-2834 #325

Merged
merged 4 commits into from
May 20, 2024
Merged

Add error message for illegal port connection to fix EDA-2834 #325

merged 4 commits into from
May 20, 2024

Conversation

awaisabbas006
Copy link
Collaborator

No description provided.

@awaisabbas006
Copy link
Collaborator Author

@thierryBesson I have created a PR to add error message for illegal port connection, if an input port is connected to both I_BUF and other components, please review the PR.

@awaisabbas006 awaisabbas006 marked this pull request as draft May 20, 2024 10:55
@awaisabbas006 awaisabbas006 marked this pull request as ready for review May 20, 2024 10:58
Copy link
Collaborator

@BessonThierry BessonThierry left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@awaisabbas006 I see two times "design -save original" and splitnets both called when entering in 'get_port_cell_relation' and then after calling 'get_port_cell_relation'.
Are the ones after calling 'get_port_cell_relation' necessary ? especially also because they change the netlist and the object on which 'get_port_cell_relation' built the 'in_2_cell' dictionnary ?

@awaisabbas006
Copy link
Collaborator Author

Hi @thierryBesson you are right, I wanted to make get_port_cell_relation() generic function that's why I used it there, however later I also need to call splitnets pass.

Please let me know if we should call splitnet only once?

@BessonThierry
Copy link
Collaborator

@awaisabbas006 theoritically a second call to "splitnet" should do nothing since everything has been already splitted. And the "design save original " should be done at the same level as the "design -load original" (not one in the fucntion and the other one outside the function).

@awaisabbas006
Copy link
Collaborator Author

@thierryBesson please review now, I indeed had one mistake in my previous commit, i.e., I did not load the original design before leaving the get_port_cell_relation() function. I now use only one splitnet call.

@awaisabbas006
Copy link
Collaborator Author

awaisabbas006 commented May 20, 2024

@thierryBesson BTW, Also review the error message is it correct or need some modification.

Copy link
Collaborator

@BessonThierry BessonThierry left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

it looks ok to me, Thanks.

Copy link
Collaborator

@BessonThierry BessonThierry left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

it looks ok to me, Thanks.

@alaindargelas alaindargelas merged commit 4c04d2e into os-fpga:main May 20, 2024
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants