Code

PyMTL4.0 Release#264

Code

Open

ptpan wants to merge 89 commits intomasterpymtl/pymtl3:masterfrom pymtl4.0-devpymtl/pymtl3:pymtl4.0-devCopy head branch name to clipboard

+3,989-7,480

Commits

Commits on Nov 23, 2023

• Rename basic_rtl to primitive

  ptpan

  committed
  488093e

• [WIP] Stream and dstruct

  ptpan

  committed
  6584709

• [WIP] StreamSrc/Sink test passing

  ptpan

  committed
  60d73b5

• [WIP] example and stdlib unit tests passing

  ptpan

  committed
  5778a40

• [WIP] Remove out dated tests

  ptpan

  committed
  686db8c

• Remove TestMasterCL

  ptpan

  committed
  6f12baf

• Add back the RTL-FL adapters

  ptpan

  committed
  406ff8c

• Split adapter implementation into single files

  ptpan

  committed
  bed393f

• Hold stream source when current message is None

  ptpan

  committed
  519c711

• Add line_trace to I/OStreamIfc

  ptpan

  committed
  25c3751

• [ProcFL] Add back ProcFL with adapters

  ptpan

  committed
  b72cdea

• get tests running on ProcFL

  

  cbatten

  authored and

  ptpan

  committed
  3a6a375

• forgot to commit this update

  

  cbatten

  authored and

  ptpan

  committed
  9834cc8

• add random delays to src/sink

  

  cbatten

  authored and

  ptpan

  committed
  4f5a8b1

• [dev] Add py module to dependency

  ptpan

  committed
  a70db04

• add ordered option to stream sink

  

  cbatten

  authored and

  ptpan

  committed
  6db6cee

• temporary fix to change mem msg type field to 3bits

  

  cbatten

  authored and

  ptpan

  committed
  326559e

• Fixing double/single underscore issue in translation

  ptpan

  committed
  37882bc

• Add non-blocking stream FL adapters

  ptpan

  committed
  0e81097

• Exposing stream-to-FL adapters in stdlib.stream

  ptpan

  committed
  0eab5e3

• Add line trace to stream-to-FL adapters

  ptpan

  committed
  85300ff

• [mem] Add INV and FLUSH support to MemoryFL

  ptpan

  committed
  661c0bd

• [mem] Add error message to out-of-bound accesses

  ptpan

  committed
  86500e9

• [verilator] Force signals to toggle on posedge CLK

  ptpan

  committed
  8c961c7

• [verilator] Add support for verilator 4.228

  ptpan

  committed
  a27b176

• [verilator] Update use of verilator variable name in C wrapper

  ptpan

  committed
  77e708d

• [test] Fix segfault due to same toplevel name

  ptpan

  committed
  cf51f50

• [test] Temporarily disable tests in yosys backend

  ptpan

  committed
  d628f6a

• [mem] Improve error messages for behavioral mem

  ptpan

  committed
  151edf5

• [error msg] Add error messages for double configuring a model

  ptpan

  committed
  fdaaad2

• src_file: defaults to filename where class is defined

  ptpan

  committed
  fbaa10c

• [verilator] Use Verilator context in C/Python wrapper

  ptpan

  committed
  fbb982c

• [import] Release line trace string at final

  ptpan

  committed
  6f0f52f

• [import] Use linker version script to avoid UNIQUE symbols

  ptpan

  committed
  44002c1

• [import] Fix segfault on exit in import line trace test

  ptpan

  committed
  b034129

• [gitignore] Ignore dist directory

  ptpan

  committed
  e837b43

• [verilog] Refactor translation pass

  ptpan

  committed
  e619c4a

• [verilog] Use tempfile library to create tmp files

  ptpan

  committed
  e6fcf7d

• [verilog] Initial xdist support in translation/import

  ptpan

  committed
  27e36b4

• [xdist] Support parallel Verilog co-sim

  ptpan

  committed
  d4d0d6a

• [import] Set Verilog import to verbose

  ptpan

  committed
  777ea4d

• [import] Remove optimization flags from g++ command

  ptpan

  committed
  d9b4efa

• [import] Update C++/Python wrapper to avoid unloading the shared lib

  ptpan

  committed
  06174c3

• [unit-test] Use unique DUT class name to facilitate import

  ptpan

  committed
  2ccab35

• [import] Fix variable reference in C++ wrapper

  ptpan

  committed
  77ae1e1

• [dependency] Add fasteners to dependency

  ptpan

  committed
  8647882

• [ci] Upgrade to Verilator 5.016 in CI

  ptpan

  committed
  6b3997c

• [ci] Remove VERILATOR_ROOT var in CI script

  ptpan

  committed
  609e454

• [ci] Create symlink to Verilator include directory

  ptpan

  committed
  2f023d5

• [ci] Split Verilog and Yosys backend runs

  ptpan

  committed
  a317ae8

• [ci] Fix Yosys test path

  ptpan

  committed
  c1e2dfb

• [stdlib] Set mem msg field type_ to its correct width

  ptpan

  committed
  1e97cfd

• [ci] Fix Yosys test path

  ptpan

  committed
  9e365e4

Commits on Dec 6, 2023

• [ci] Merge coverage reports between pytest runs

  ptpan

  committed
  d573db8

• [yosys] Deprecate use of yosys backend in examples/

  ptpan

  committed
  9ee08a5

• [err_msg] Use better message when slicing on Bitstruct signals

  ptpan

  committed
  0edc9a7

• Merge pull request #259 from pymtl/pp482-error-msg-slicing-non-bits

  Show description for 14d2282
  ptpan

  authored
  14d2282

• [README] Point users to compile Verilator v5.016

  ptpan

  committed
  c23a673

Commits on Dec 7, 2023

• [dsl] Add support for non-s args to refer to self

  ptpan

  committed
  8e546d8

• [dsl] Fix typo

  ptpan

  authored
  02b17d7

• Merge pull request #260 from pymtl/pp482-construct-self

  Show description for 0738bb7
  ptpan

  authored
  0738bb7

• [yosys] Deprecate yosys backend

  ptpan

  committed
  0be16f7

• [coverage] Disable couldnt-parse coverage warning

  ptpan

  committed
  512557d

• [test] Remove return values from mamba unit tests

  ptpan

  committed
  58ea59a

• [import] Fix data type declaration for signals of different widths

  ptpan

  committed
  7e55309

• [setup] Add fasteners to dependency

  ptpan

  committed
  7ce58d5

• [import] Use explicitly sized uint types for signal declaration

  ptpan

  committed
  c8e2ab5

• [rtlir] Add visit_Constant to behavioral visitor

  ptpan

  committed
  aa19bfb

• [test] Use variable instead of int in extslice test case

  ptpan

  committed
  824ee65

• [test] Fix visit_Str test

  ptpan

  committed
  6da7397

• [import] Add an import test that uses assertion

  ptpan

  committed
  1bf1b7d

• [import] Implement Verilator assertion failure without aborting process

  ptpan

  committed
  25c0752

Commits on Jan 29, 2024

• [import] Fix a bug in Verilog trace of generators

  ptpan

  committed
  adc9056

Commits on Feb 6, 2024

• [test] Fix bitstruct hypothesis test

  ptpan

  committed
  8c04957

• [pytest] Skip yosys tests by default

  ptpan

  committed
  84621d2

Commits on Feb 12, 2024

• [ci] Add new Python versions and remove 3.6

  ptpan

  committed
  86952f5

• [ci] Update to checkout@v4 and setup-python@v5

  ptpan

  committed
  6cfd5b3

Commits on Apr 2, 2024

• Adding __len__ interface and formatting to black

  KelvinChung2000

  committed
  b8c71b8

• Undo formatting

  KelvinChung2000

  committed
  6cf12f8

Commits on Apr 4, 2024

• add test

  KelvinChung2000

  committed
  22230dd

• Add new line at end of file

  yo96

  authored
  49bfcb1

• Remove trailing white spaces.

  yo96

  authored
  d5bf3ba

• Merge pull request #272 from KelvinChung2000/len-interface

  Show description for 198430b
  yo96

  authored
  198430b

Commits on Apr 22, 2024

• Fix issue with pytest_cmdline_preparse

  Show description for 2eb57d3
  cbatten

  committed
  2eb57d3

Commits on Apr 30, 2024

• Improve index handling in Bits and Signal classes

  KelvinChung2000

  committed
  b39d505

• Adding test

  KelvinChung2000

  committed
  d0bc16e

Commits on May 1, 2024

• update ast helper

  KelvinChung2000

  committed
  05d82ac

Commits on Jun 3, 2024

• Merge pull request #275 from KelvinChung2000/improve-indexing

  Show description for 07b3bbb
  yo96

  authored
  07b3bbb

Commits on Aug 17, 2024

• Verilator now requires C++14

  cbatten

  committed
  ea01547