Skip to content
View rajat21186's full-sized avatar

Highlights

  • Pro

Block or report rajat21186

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
rajat21186/Readme.md

πŸ’« About Me:

I'm currently working at Quantum Electronics Lab (IIIT Delhi).
I'm looking to collaborate on Hardware Role.
I'm looking for help with understanding.
Ask me about Mathematics.
Reach out to me at [email protected]
Pronouns: He/ Him.

🌐 Socials:

LinkedIn

πŸ’» Tech Stack:

C C++ CSS3 Java HTML5 LaTeX Python GithubPages Flask MySQL Figma Canva Matplotlib NumPy Pandas scikit-learn Scipy GitHub Arduino

πŸ“Š GitHub Stats:




Popular repositories Loading

  1. Assembler-and-Simulator Assembler-and-Simulator Public

    Python

  2. Tankstars-Game Tankstars-Game Public

    Java

  3. Design-of-a-Sweep-Generator Design-of-a-Sweep-Generator Public

  4. rajat21186 rajat21186 Public

  5. NOC_VDF NOC_VDF Public

    Forked from Mr-AniP/NOC_VDF

    OUR VDF project, from RTL to GDS complete VLSI design flow of NOC (network on Chip)

    Verilog

  6. RTL-RISC-V-processor RTL-RISC-V-processor Public

    Forked from namn-grg/RTL-RISC-V-processor

    RTL Design of 5-stage pipelined RISC-V processor in RTL

    Verilog