Reset of FSM incorrectly implemented, text mods

stdefeber · Aug 14, 2024 · 9e0c20c · 9e0c20c
1 parent 499cf3f
commit 9e0c20c
Show file tree

Hide file tree

Showing 2 changed files with 3 additions and 3 deletions.
diff --git a/corsair/templates/wb2lb_vhdl.j2 b/corsair/templates/wb2lb_vhdl.j2
@@ -87,10 +87,10 @@ port(
 end {{ module_name }};
 architecture arch_imp of {{ module_name }} is
 
+{% macro wb_signals(regmap_embed=False) %}
 type fsm_states is (s_idle, s_write, s_read);
 signal c_state : fsm_states;
 
-{% macro wb_signals(regmap_embed=False) %}
     {% if regmap_embed %}
 
 signal wready : std_logic;
@@ -133,7 +133,7 @@ begin
 
   ren <= ren_int;
 
-  {{ process_begin("ren_int", "'1'") }}
+  {{ process_begin("c_state", "s_idle") }}
       case c_state is
         when s_idle =>
            if (wb_cyc_i = '1' and wb_stb_i = '1') then

diff --git a/tests/hdl/test_lb_bridge/dut_wb2lb.svh b/tests/hdl/test_lb_bridge/dut_wb2lb.svh
@@ -22,7 +22,7 @@ wb2lb dut (
   .ren       (ren         )
 );
 
-// Avalon-MM master
+// Wishbone master
 wb #(
   .ADDR_W(ADDR_W),
   .DATA_W(DATA_W),