-
Notifications
You must be signed in to change notification settings - Fork 397
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
VPR: interchange: add initial support for the interchange netlist frontend #1894
Open
acomodi
wants to merge
10
commits into
verilog-to-routing:master
Choose a base branch
from
antmicro:acom/fpga-interchange-netlist
base: master
Could not load branches
Branch not found: {{ refName }}
Loading
Could not load tags
Nothing to show
Loading
Are you sure you want to change the base?
Some commits from the old base branch may be removed from the timeline,
and old review comments may become outdated.
Open
VPR: interchange: add initial support for the interchange netlist frontend #1894
acomodi
wants to merge
10
commits into
verilog-to-routing:master
from
antmicro:acom/fpga-interchange-netlist
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
github-actions
bot
added
build
Build system
external_libs
infra
Project Infrastructure
lang-make
CMake/Make code
libarchfpga
Library for handling FPGA Architecture descriptions
libvtrutil
VPR
VPR FPGA Placement & Routing Tool
labels
Oct 25, 2021
Signed-off-by: Alessandro Comodi <[email protected]>
git-subtree-dir: libs/EXTERNAL/libinterchange git-subtree-split: 53e3feda4628e39e939ce8d2e4add72025809d42
libinterchange: Adding libs/EXTERNAL/libinterchange/ as an external git subtree from https://github.com/chipsalliance/fpga-interchange-schema.git main
Signed-off-by: Alessandro Comodi <[email protected]>
Signed-off-by: Alessandro Comodi <[email protected]>
This commit does the following: - options addition to read the interchange device and netlist and write the physical interchange. - basic support for the architecture reading: - Models - Device - Layout - Switches Signed-off-by: Alessandro Comodi <[email protected]> Co-authored-by: Maciej Dudek <[email protected]> Co-authored-by: Alessandro Comodi <[email protected]>
Signed-off-by: Alessandro Comodi <[email protected]>
Signed-off-by: Alessandro Comodi <[email protected]>
Signed-off-by: Alessandro Comodi <[email protected]>
Signed-off-by: Alessandro Comodi <[email protected]>
acomodi
force-pushed
the
acom/fpga-interchange-netlist
branch
from
October 26, 2021 15:04
878ee79
to
4712f09
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Labels
build
Build system
external_libs
infra
Project Infrastructure
lang-make
CMake/Make code
libarchfpga
Library for handling FPGA Architecture descriptions
libvtrutil
VPR
VPR FPGA Placement & Routing Tool
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Description
This PR is a follow-up to #1893, and is based on top of it.
This PR adds the FPGA interchange netlist reading capability, as well as a very basic unit test that, for the time being is checking whether the netlist can be read without errors.
Motivation and Context
Alongside with the architecture reading, the netlist can also be expressed by means of the Interchange format.
How Has This Been Tested?
Basic unit test added to read in a test interchange netlist file.
Types of changes
Checklist: