Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

VPR: interchange: add initial support for the interchange netlist frontend #1894

Open
wants to merge 10 commits into
base: master
Choose a base branch
from

Conversation

acomodi
Copy link
Collaborator

@acomodi acomodi commented Oct 25, 2021

Description

This PR is a follow-up to #1893, and is based on top of it.

This PR adds the FPGA interchange netlist reading capability, as well as a very basic unit test that, for the time being is checking whether the netlist can be read without errors.

Motivation and Context

Alongside with the architecture reading, the netlist can also be expressed by means of the Interchange format.

How Has This Been Tested?

Basic unit test added to read in a test interchange netlist file.

Types of changes

  • Bug fix (change which fixes an issue)
  • New feature (change which adds functionality)
  • Breaking change (fix or feature that would cause existing functionality to change)

Checklist:

  • My change requires a change to the documentation
  • I have updated the documentation accordingly
  • I have added tests to cover my changes
  • All new and existing tests passed

@github-actions github-actions bot added build Build system external_libs infra Project Infrastructure lang-make CMake/Make code libarchfpga Library for handling FPGA Architecture descriptions libvtrutil VPR VPR FPGA Placement & Routing Tool labels Oct 25, 2021
acomodi and others added 10 commits October 26, 2021 09:19
git-subtree-dir: libs/EXTERNAL/libinterchange
git-subtree-split: 53e3feda4628e39e939ce8d2e4add72025809d42
libinterchange: Adding libs/EXTERNAL/libinterchange/ as an external git subtree from https://github.com/chipsalliance/fpga-interchange-schema.git main
Signed-off-by: Alessandro Comodi <[email protected]>
This commit does the following:
- options addition to read the interchange device and netlist and write
the physical interchange.
- basic support for the architecture reading:
  - Models
  - Device
  - Layout
  - Switches

Signed-off-by: Alessandro Comodi <[email protected]>
Co-authored-by: Maciej Dudek <[email protected]>
Co-authored-by: Alessandro Comodi <[email protected]>
Signed-off-by: Alessandro Comodi <[email protected]>
Signed-off-by: Alessandro Comodi <[email protected]>
@acomodi acomodi force-pushed the acom/fpga-interchange-netlist branch from 878ee79 to 4712f09 Compare October 26, 2021 15:04
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
build Build system external_libs infra Project Infrastructure lang-make CMake/Make code libarchfpga Library for handling FPGA Architecture descriptions libvtrutil VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants