Skip to content

write_verilog: Making sure BUF cells are converted to expressions. #1944

write_verilog: Making sure BUF cells are converted to expressions.

write_verilog: Making sure BUF cells are converted to expressions. #1944

Triggered via pull request January 30, 2024 00:56
Status Success
Total duration 13m 49s
Artifacts 1

emcc.yml

on: pull_request
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
yosysjs Expired
3.75 MB