Skip to content
Visual Studio Build

write_verilog: Making sure BUF cells are converted to expressions. #3599

Sign in to view logs

write_verilog: Making sure BUF cells are converted to expressions.

write_verilog: Making sure BUF cells are converted to expressions. #3599

Triggered via pull request January 30, 2024 00:56
@QuantamHDQuantamHD
synchronize #4163
QuantamHD:fix_write_verilog
Status Success
Total duration 9m 53s
Artifacts 1

vs.yml

on: pull_request
yosys-vcxsrc
28s
yosys-vcxsrc
build
9m 2s
build
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
vcxsrc Expired
3.27 MB