Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

write_verilog: don't assign to a reg #4314

Merged
merged 1 commit into from
Apr 3, 2024

Conversation

whitequark
Copy link
Member

Fixes #2035.

@mwkmwkmwk mwkmwkmwk merged commit d9a4a42 into YosysHQ:main Apr 3, 2024
18 checks passed
@whitequark whitequark deleted the write_verilog-no-assign-to-reg branch April 8, 2024 13:21
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Illegal Verilog output after 'proc_prune'; assigns 'reg' from a constant
2 participants