Back to pull request #1672

Specify Top Module for Pure VHDL Design Exclusively During Design Elaboration #9444

Sign in to view logs

Run time

Learn about OS pricing on GitHub Actions

Job	Run time
centos-test/batch	22m 25s
CodeFormatting	12s
centos-test/gui	24m 41s
ClangTidy	22m 47s
macos-clang	13m 10s
ubuntu-test/batch	9m 58s
ubuntu-test/unittest-d	6m 32s
macos-gcc	8m 18s
msys2-gcc	48m 39s
ubuntu-test/gui	8m 58s
ubuntu-regression	5m 55s
windows-msvc	30m 17s
ubuntu-coverage	6m 50s
ubuntu-install	5m 50s
ubuntu-valgrind	9m 42s
	3h 44m 14s