ADRV9002 Platform Build HDL

Introduction

This section describes how to download the HDL design from the github repository. The designs can be built by using make in a shell (**Nios II™ command shell. The following steps describe how to do this. A specific example would be

This will build the Platform Designer™ (formerly called QSys™) and Quartus® projects, and then generate and compile them. This approach guarantees quality of results for anyone initially working with these designs.

Building A Cloned HDL Project

1 - Create a working directory

Create a directory where all the project repositories can be cloned from github.

• Open a shell in the VM player (Ctrl+Alt+T)

    $ cd ~
    $ mkdir adrv9002
  

2 - Launch a Nios II Command Shell

    $ ~/intelFPGA/20.1/nios2eds/nios2_command_shell.sh

2 - Clone the HDL repository

• navigate to the directory where the project will be stored

    $ cd adrv9002
    $ git clone https://github.com/ArrowElectronics/hdl.git 
  

• then do the following to update the files in the working tree...

    $ cd hdl  
    $ git checkout R20.1_CL
  

3 - Execute the build

    $ make adrv9002.mitysom_a10s_gen2  

The build can take a significant period of time to complete. Open and regularly refresh the adrv9002_fmc_tei0022_quartus.txt file in a text editor to monitor progress. This is located in the hdl/projects/adrv9002_fmc/tei0022 subdirectory.

---

Next - Build Linux / Devicetree

Return to Build the Example Design
Return to ADRV9002 Platform User Guide