Skip to content

ADRV9371 Platform Board Architecture

nnaufel edited this page Apr 30, 2020 · 31 revisions

The ADRV9371 Platform uses 3 boards to implement a JESD204B interface between the Intel® Arria®-10's HPS and the AD9371.



Table of Contents

Critical Link MitySOM-A10S Development Kit

Critical Link MitySOM-A10S System On Module

Analog Devices ADRV9371-W/PCBZ Development Board



The Critical Link MitySOM-A10S Development Kit is comprised of 2 boards, a SOM and a carrier board. The MitySOM-A10S SOM plugs into the carrier board via 2 connectors, a hirose 144-pin, and a VITA-57 HPC FMC connector.

The major components of the Critical Link MitySOM-A10S Development Kit are identified by numbers:

MitySOM-A10S

Ethernet RJ-45 interface

USB-OTG interface

USB-serial interface

FMC loopback interfaces supporting gigabit transceivers, LVDS and single-ended I/Os

PCIe x8 edge connector (optional). Dev kit with this option P/N: 80-001181

Power management



The Critical Link MitySOM-A10S system on a module featuring the Intel Arria 10 SoC (system on a chip) with dual core Arm® Cortex® A9 32-bit RISC processors is a highly-configurable, medium-form-factor module. In addition to the processor, the module includes on-board power supplies, two DDR4 RAM memory subsystems, optional eMMC, micro SD card, a fan controller, RTC, a USB 2.0 on the go (OTG) port, and a temperature sensor. The MitySOM-A10S provides a complete and flexible CPU infrastructure for highly integrated embedded systems.

The major components of the Critical Link MitySOM-A10S are identified by numbers:

Intel Arria 10 SoC

  • SX Processor:
    • Dual ARM Cortex A9 MPU
    • Up to 1500 MHz max clock speed
    • Dual NEON SIMD Coprocessors
    • 32KB L1 Program Cache (per core)
    • 32KB L1 Data Cache (per core)
    • 512 KB L2 Cache (shared)
    • Up to 138 User FPGA I/O pins
    • Up to 4 additional HPS Only Pins
    • Twelve 8 Gbps Transceiver Pairs
  • FPGA Fabric:
    • Up to 480K Logic Elements (LE)
    • 460MHx Global Clock
    • Up to 28Mb M20K Memory
    • Up to 4.3Mb MLAB Memory
    • Up To 1368 Floating Point Multipliers
    • Up To 2736 Fixed Point Multipliers
    • 32 Global Clock Networks
    • Twelve 8Gbps Transceivers
    • 1 x8 PCIe Hard IP Block (Up to Gen 3)
    • 1 x4 Bonded Set

Bank 1: Up to 4GB DDR4 - 32-bits wide - 8.5GBps burst transfer rate shared with HPS

Bank 2: Up to 2GB DDR4 - 16-bits wide - 4.24GBps burst transfer rate

JTAG connector on-module

On board MicroSD Card Interface (bottom side)

Optional eMMC

Hirose 144-pin Board-to-Board Connector

FMC (HPC) Board-to-Board Connector

  • Integrated Power Management
  • On Board USB 2.0 PHY
  • On Board RTC
  • 2 On-Board Temperature Sensors
  • Power, Reset and Clock Management



The ADRV9371-W/PRBZ FMC radio card features the AD9371 highly integrated RF Transceiver.

AD9371 Integrated, Dual RF Transceiver

  • 2x Differential Transmit outputs
  • 2x Differential Receive Inputs
  • 2x Observation Receiver Inputs
  • 1x Sniffer Receiver Path Input
  • JESD204B digital interface

AD7291 - 8-Channel, I2C, 12-Bit SAR ADC with Temperature Sensor

EEPROM - Board ID

AD9528 - JESD204B Clock Generator with 14 LVDS/HSTL Outputs

VCXO - 122.8MHz VCXO

ADP5054 - Quad Buck Regulator PMIC

The develpment boardcomes with:

  • Two 8GB SD cards:
    • One for Linux driver and IIO Scope (AD-FMC-SDCARD)
    • One for Windows-based GUI (ADRV9371-SDCARD)

The block diagram of the ADRV9371-W/PCBZ Eval board (below) shows the major components. The clock is being sourced from the onboard 122.88MHz voltage controller crystal oscillator feeding the AD9528 JESD204B clock generator which provides all of the clocks to both the AD9371 module and the FMC connector, where it will route to the Critical Link MitySOM A10S. Also shown is the ADP5054 quad buck regulator integrated power solution powered by the FMC connector, the AD7291 8-channel, 12-bit SAR voltage sensor, and the hi-speed RX and Tx links connecting from the AD9371 to the FMC connector.



Return to Board Architecture Table of Contents

Return to Platform Architecture Table of Contents

Clone this wiki locally